Architecture of the multi-tap-delay-line time-interval measurement module implemented in FPGA device

Authors

  • Marek Zielinsk
  • Maciej Gurski
  • Dariusz Chaberski

DOI:

https://doi.org/10.5821/iwp.2013.14.15432

Issue

Section

Articles